19.6 A 2.5nJ Duty-Cycled Bridge-to-Digital Converter Integrated in a 13nm Pressure-Sensing System

Sechang Oh¹, Yao Shi¹, Gyuhoon Kim¹², Yejoong Kang¹, Seokhyeon Jeong¹², Dennis Sylvester¹, David Blaauw¹
¹University of Michigan, Ann Arbor, MI; ²CubeWorks, Ann Arbor, MI

Small form-factor piezoresistive MEMS sensors, often configured in a Wheatstone bridge, are widely used to measure physical signals such as pressure [1-3], temperature [4], force [1], and gas concentration. A common method to realize a digital output from the bridge involves biasing the bridge with a DC voltage source and using a low-noise amplifier followed by an ADC. While a bridge measurement can achieve high resolution and linearity, it is very power hungry [3] because the bridge resistance is low (typically 1-10kΩ). Both the high power and high instantaneous current make it unsuitable as a sensing interface in miniaturized microsystems with battery capacities of <10µAh and ~15kΩ internal resistance [5]. Duty cycled excitation was proposed in [1] to reduce power in moderate dynamic range (DR) applications, lowering bridge excitation energy by up to 125x compared to static biasing. However, the excitation energy consumption (~250nJ) is still much larger than the interface circuit conversion energy, and therefore limits overall sensor energy efficiency. To address this challenge, we propose an energy-efficient highly duty-cycled excitation bridge-sensor readout circuit for small battery-operated systems. Due to high battery resistances, the excitation voltage (VEX) is sourced from an on-chip decoupling capacitor that drops ~100mV during excitation and then slowly recharges from the battery. To avoid accuracy degradation from this voltage fluctuation, the design samples not only the inputs (VIN) but also VEX, from which it generates a DAC reference voltage (VDAC_REF). We also propose an offset calibration and input-range matching method. We demonstrate operation of the bridge-to-digital converter (BDC) integrated with a complete and fully functional pressure-sensing system, including a processor, battery, power management unit, RF transmitter, and optical receiver.

Figure 19.6.1 shows the structure of the bridge-sensor interface circuit. The BDC provides VIN to the bridge and senses VREF and VEX with a sampling circuit, followed by VDAC generation, SAR ADC, and an FSM. An RC-relaxation oscillator generates an internal 17.2kHz clock and the FSM is controlled by a bus controller, which connects to other chips in the microsystem. A sampling pulse generator applies a short pulse (SPG) to sampling switches for VEX, the VX sampling capacitor (CREF), and input sampling capacitors (CSP). The value of CREF and SPG pulse width are determined by the input resolution requirement. We target 200µV VREF resolution at 3.6V VEX. CREF is set to 4pF so that kT/C noise is <50µV and SPG width is set to 170ns to satisfy >10b accuracy with the RC settling of VREF. The bridge is exposed to the supply voltage for only 170ns within the 1ms total conversion time, enabling bridge power consumption to be 6000× less than conventional DC biasing.

Figure 19.6.2 shows the detailed implementation of VEX and VDAC generation circuits. Since VEX is at ground for most of the conversion time and its large VREF and VDAC voltage incurs significant GIDL currents; these circuits use GIDL reduction devices G1 and G2. G1 and G2 is generated by an inverter delay chain, which is 40b-programmable from 0 to 240ns. Once propagation on reaches a selected MSEL, the remainder of the delay chain is gated to reduce energy consumption. Since battery internal resistance is high, it cannot directly supply the bridge excitation current. Instead, sampling current is provided from a 0.48mm² 1.2nF on-chip decoupling capacitor (CDEC) made up of M1-M4 MIM and MOM, VREF drop is ~100mV during sampling and it is then slowly restored by the battery during subsequent conversion phases. To avoid negative impact of this supply voltage fluctuation effect during ADC conversion, it is necessary to dynamically adjust the conversion to the reduced VREF at the end of excitation. To achieve this, a DAC reference voltage (VDAC_REF) is internally generated by sampling VEX with CEXS (4pF) when SPL=1. Then, VDAC_REF is multiplied by 10/11 to provide >200µV VDAC to ensure transistors are in saturation within the amplifier that generates the final regulated output VDAC. Simulated amplifier PSRR is ~56dB. The amplifier is designed for 30kHz bandwidth and 60µV integrated noise and draws 160µA. By sampling the excitation voltage in this way, the BDC is also insensitive to supply variation, which is important for nodes operating on small batteries and hence often unstable supplies. The BDC timing diagram is shown in the bottom left of Fig. 19.6.2. After ST_SPL pulses, PREP_VDAC is on and acts to multiply VDAC_REF by 10/11. VDAC settles during the on period of PREP_VDAC, after which the bit-cycle phase is entered.

Figure 19.6.3 shows the proposed SAR ADC with input range matching and offset calibration features. In conventional SAR ADCs, the input voltage is sampled to a binary DAC array. However, in this implementation such an approach would result in, to drive ~12pF for linearity in the target process technology, increasing the sampling time constant and VIDC energy by 3x. Targeting a 4pF sampling capacitor instead (as determined by kT/C constraints), CREF is separated from the DAC [6] as shown. Bridge sensor resistance changes at most a few % at full-scale input. To match the input range of the bridge an additional MSB DAC is used. To accommodate an input range from ±50 to 100mV the MSB DAC and bit-cycling phase, the DAC top plate (VY) connects to the left plate of CREF (VY). CREF charge is conserved during the bit-cycling phases, and VY charge is directly coupled to the comparator input. The comparator operates at 1.2V (VY) to reduce power while the DAC operates at 3.3V (VDAC). The comparator is a conventional two-stage clocked comparator with 400fF internal loading capacitor to enhance noise performance. During the transition the common-mode voltage is shifted to the correct range (0V < VY < 1.2V) by adjusting the M code of the MSB DAC. The BDC can optionally run offset calibration. It operates with shorted inputs (SHRT=1) and BOS=512 during the calibration, and its output is set as BOS in normal operation. The remainder of the conversion process is identical to a conventional SAR ADC. In order to accommodate multiple applications that require different resolution, the BDC conversion can be oversampled with an oversampling rate (OSR) of 1 to 256. This approach repeats the entire conversion process OSR times and accumulates the output codes.

The proposed BDC was integrated in a stacked sensor node system (Fig. 19.6.5, left) composed of a MEMS pressure sensor, battery, and 6 IC layers: radio, decap, processor, energy harvester, photovoltaic cells, and power management unit. The system is powered by two 8µAh thin-film batteries with 3.6-to-4.1V output voltage, which is downconverted to 1.2V and 0.6V by the switched-capacitor power management unit. The system includes 8kB SRAM and an ARM Cortex-M0 processor, which controls BDC operation. The MEMS pressure sensor is on top of the entire stack with a pressure-sensitive top diaphragm. The four electrodes are directly wirebonded to the proposed BDC chip.

The BDC was implemented in 0.18µm CMOS technology with an area of 1.7mm². The BDC output was measured with different MSEL (of CREF selected) and input voltages (Fig. 19.6.4, top left). MSEL changes the slope and input range from 45 to 110mV. Measured SNR is 46 to 51dB across MSEL from 12 to 31 (Fig. 19.6.4, bottom left). BDC line sensitivity is measured at 3.6, 3.8, and 4.0V (VEX) (Fig. 19.6.4, top right). The codes shift 0.07code/mV. Total BDC conversion energy is 2.5nJ and Fig. 19.6.4 (bottom right) provides its breakdown from measurement. Testing showed that the pressure sensor is shown in the top right of Fig. 19.6.5, with OSR of 4 it achieves 1.1mmHg resolution at 4ms conversion time. The complete sensor system was tested and is fully functional, as shown by system operation in Fig. 19.6.5 (bottom right). The system periodically wakes up from a sleep mode and enters an active mode by releasing power gates and isolation gates, turning on its RC clock, and executing the BDC. Measured data is saved to SRAM and can be transmitted out by radio when needed. Figure 19.5.5 summarizes the BDC and overall system performance from measurement, and also compares it with previous related BDC work.

References:


Figure 19.6.1: Structure of the bridge-sensor interface circuit.

Figure 19.6.2: Detailed implementation of $V_{EX}$ and $V_{DAC}$ generation and BDC timing diagram.

Figure 19.6.3: Implementation of 10b ADC with range matching and offset calibration.

Figure 19.6.4: BDC Measurement results of Code vs. MSEL (# of $C_0$ selected) and $V_{in}$ (top left), Code vs. $V_H$ and $V_{in}$ (top right), SNR vs. MSEL (bottom left), and conversion energy breakdown (bottom right).

Figure 19.6.5: The proposed 3D stacked pressure-sensing system and the measurement results.

Figure 19.6.6: Performance summary and comparison.
Figure 19.6.7: BDC die micrograph and system specification.

- System Dimension: 1.7x2.9x1.8mm
- Battery Capacity: 164Ah
- Processor: ARM Cortex M0
- System Storage: 8KB SRAM
- Active Power: 27mW
- Stand Power: 24mW
- Processor Clock: 800Hz
- Internal Supply: 0.6, 1.2, 3.6V
- RF TX Energy: 250nJ/bit