Digital PLLs are popular for on-chip clock generation due to their small size and technology portability. Variability tolerance is a key design challenge when designing such PLLs in an advanced CMOS technology. Environmental variations, such as mismatch, process, supply voltage, and temperature (PVT) perturb device characteristics and result in performance changes, such as DCO gain and noise. Another consideration is the wide range of operating modes in which modern digital circuits (e.g., processors) operate. For instance, a clock generator for a processor may produce a range of frequencies from tens of MHz to several GHz depending on required processor performance. In low-frequency mode, the power consumption is more pronounced than the noise. Therefore, we seek to design a PLL that is both insensitive to environmental variations, as well as reconfigurable to changing noise and power specifications.

Conventional approaches [1-3] have focused on optimizing PLL loop bandwidth to minimize overall noise. In this way, the overall noise can be optimized within a given power level. However, with prior approaches, it was not possible to trade-off the power consumption with the noise specification. Furthermore, the period jitter, which is mostly governed by DCO noise, could not be optimized. A multiplying DLL (MDLL) is an attractive architecture to minimize integrated phase noise, but it suffers from limitations, such as a limited multiplication ratio and large peak-to-peak period jitter at the edge injection [4].

This paper introduces a nested frequency locked-loop (FLL) architecture, whose gain is accurately controlled by a capacitor ratio in order to keep the PLL bandwidth insensitive to variations. In addition, the noise of the FLL is independent of the delay cell, but dependent on a current reference so that the DCO noise is programmable independent of the oscillation frequency. A noise-detector block, using statistical characteristics of a bang-bang PFD (BBPFD) output, is employed to efficiently sense DCO noise. The PLL dynamically reconfigures the DCO noise from 2.5-15ps and self-adjusts its power from 1.7-5mW according to the noise specification.

Figure 8.4.1 shows the conceptual schematic of an oscillator using switched capacitor-based frequency feedback [5]. The frequency generated by a voltage-controlled oscillator (VCO) is sensed as the effective resistance of a switched capacitor. A feedback current (Ib) is generated by regulating the effective resistance with M1 (Fig. 8.4.1 bottom left). Then, Iφ is compared with input current (Iα), which is generated by regulating an on-chip resistor (R0 with M2. Finally, Fout is locked to a frequency that equals Iφ to Iα. Assuming the voltages on R0 and Csw are equal, the frequency becomes 1/R0Csw. The noise of the FLL is also calculated in Fig. 8.4.1. The sampling switch with on-resistance of R1 generates noise whose power spectral density is (1). Due to the sampling operation, the noise is aliased and folded by the sub-sampling ratio, n. The equivalent current noise of the switched capacitor can be expressed as (4) and its fraction is delivered to M1 (5). Finally, the phase noise from the noise of the switched capacitor can be expressed by (6). As the VCO noise is high-pass filtered by the PLL loop bandwidth, the PLL output noise is dominated by the noise of R0 and the switched-capacitor feedback circuit as in the following equation:

\[ L(f) = \frac{e^{-j2\pi f \tau_c}}{4 \pi^2 f_c \cos(4 \pi f \tau_T + 4 \pi f \tau_T^2)} \frac{I_{\phi}V_{\phi}}{I_{\alpha}V_{\alpha}} \]

Here \( K \), \( T \), and \( V_0 \) are Boltzmann’s constant, temperature, transistor noise coefficient and voltage on \( R_0 \) and the switched capacitor. Also, \( \alpha \) is the current division ratio at the branch of the source of M1 and M2. The phase noise of the proposed oscillator is inversely proportional to the input current, defined by \( V_o/R_0 \). Therefore, the key result is that the DCO phase noise can be reconfigured without impacting the oscillation frequency by changing \( R_0 \) and \( C_{sw} \), while maintaining a constant \( R_0C_{sw} \), product.

In order to dynamically adjust DCO noise, a noise detector using statistical characteristics of a phase detector output is utilized, as shown in the block diagram of Fig. 8.4.2. Assuming a high resolution ΣΔ modulator, the DCO frequency is centered at \( f_{\text{ref}} \) and toggles by \( K_{\text{DCO}}(K_p + K_i) \), which results in the limit cycle of the PLL. Therefore, the probability density function (PDF) of the phase error \( \phi_{\text{err}} \) is composed of two Gaussian distributions of DCO noise separated by the phase limit cycle, as shown in the bottom left of Fig. 8.4.2. The shaded region of the PDF represents the possibility of generating an inverted BBPFD output owing to DCO noise. The presence of consecutive 1s or 0s at the output of the BBPFD is an indication of that possibility (since, in the absence of noise, the BBPFD output should alternate between 0 and 1 every reference cycle). The noise detector counts the number of consecutive 1s and 0s and accumulates the results over \( N \) reference cycles. The output of the noise detector, \( N_{\text{det}} \), is compared with the input noise reference, \( N_{\text{ref}} \), and the DCO noise controller adjusts \( R_0 \) and \( C_{sw} \) to lock \( N_{\text{det}} \) to \( N_{\text{ref}} \). An example transient locking process is shown in Fig. 8.4.3. First, the phase and frequency of the proposed PLL locks to the target by tuning \( C_{sw} \) with \( C_{sw} \). After phase lock is achieved, the noise-locking loop is enabled and invokes a binary search for the \( R_0 \) and \( C_{sw} \) combination that matches \( N_{\text{det}} \) to \( N_{\text{ref}} \). The amplifiers shown at bottom right of Fig. 8.4.2 set \( V_{\phi0} \) and \( V_{\alpha0} \). Their bandwidth is smaller than the PLL loop bandwidth so that their noise is filtered out by the PLL.

The frequency tuning curve of the proposed DCO is highly linear and invariant to supply and temperature changes since DCO frequency is explicitly defined by \( R_0 \) and \( C_{sw} \). Fig. 8.4.4 shows the frequency tuning curve of the proposed DCO compared with the conventional DAC+VCO approach. Due to the non-linear frequency tuning curve of a current-starved VCO, the frequency tuning curve of DAC+VCO is highly non-linear despite of the linearity of the DAC. On the other hand, the proposed DCO provides a highly linear frequency tuning curve under a wide range of PVT variation, which helps to keep the loop bandwidth constant and enables accurate noise locking.

A test chip was fabricated in 28nm FD-SOI with area of 0.049mm². The left of Fig. 8.4.5 shows the reconfiguration of phase noise when changing the power consumption from 1.7-5mW, yielding an integrated jitter ranging from 15-2.5ps. The function of the noise detector is validated by changing the DCO gain and noise as shown Fig. 8.4.5 (right). The increase in proportional path gain (\( G_{\text{prop}} \)) increases \( \phi_{\text{err}} \) and reduces \( N_{\text{det}} \).

The phase noise graph of the proposed DPLL is depicted in Fig. 8.4.5 (bottom). Fig. 8.4.6 presents the performance summary and comparison to prior digital PLLs that use a ring oscillator. The proposed digital PLL provides wide range of power and phase noise configurability, and shows a competitive figure-of-merit. Note that while some prior art employs a >200MHz frequency reference, which helps in filtering the DCO noise, the proposed work uses a more cost effective 50MHz reference.

Acknowledgements:
STMicroelectronics is gratefully acknowledged for IC fabrication.

References:
Figure 8.4.1: Frequency locked loop used as a noise reconfigurable DCO in the proposed digital PLL and its noise calculation.

Figure 8.4.2: Block diagram of the digital PLL (top), schematic of the DCO (bottom right) and concept of the noise detector using probability density function of the phase error (bottom left).

Figure 8.4.3: Locking transient of the DPLL (left) and signals in the noise detector during noise optimization phase (right).

Figure 8.4.4: Measured and simulated DCO frequency tuning curve and gain of conventional DAC+VCO (top) and the proposed DCO (bottom).

Figure 8.4.5: Integrated jitter after power and noise reconfiguration (top left), measurement results of noise detector output, while varying the DCO gain and noise (top right) and phase noise measurement result (bottom).

Figure 8.4.6: Performance summary of the proposed digital PLL and comparison to prior art using a ring oscillator or a multiplying DLL.
Figure 8.4.7: Die photo of the proposed digital phase-locked loop.