Wireless communication has been a limiting factor for achieving millimeter-sized wireless sensor nodes because of the high power consumption, large antenna size and off-chip components typically required. Several mm-scale radios have been proposed [1-3]; however, all use proprietary communication protocols, which afford their designers more flexibility to address the above challenges. For interoperability and ubiquitous adoption, it is important that mm-scale radios use standard protocols, such as Bluetooth Low Energy (BLE). However, implementing a BLE-compliant radio in a mm-scale form factor poses significant additional challenges. These include the requirements for center frequency deviation (<150kHz), FSK modulation accuracy and frequency drift during the packet (<50kHz), which drive up the power consumption of typical PLL+VCO+PA BLE transmitters to >3mW [4-5]. A 0.5mW BLE transmitter was achieved by relaxing these requirements, but suffered from high phase noise due to its low-power ring oscillator [6].

In this work, we propose several techniques to realize a mm-scale BLE transmitter and antenna consuming only 606μW. To achieve this, we employ a front-end based on a power oscillator with a high-Q resonator formed by a printed 3.5×3.5mm² inductive loop antenna (sim. Q=110) and an on-chip digitally switched capacitor array (sim. Q=263). The power oscillator (Fig. 28.3.1) replaces the traditional VCO plus PA, achieving lower power consumption while maintaining phase noise of -118.5dBc/Hz at 1MHz offset that results in low FSK modulation error (2.1%) and low frequency drift during the BLE packet (<10kHz). We propose a transformer-boost technique for the power oscillator that improves output power by 1.2× and power efficiency by 3.16× compared to a conventional Class-B architecture, resulting in an overall transmit efficiency of 23.6%. The center frequency is digitally controlled using an on-chip digitally switched capacitor array resonating with the inductance of the loop antenna, and achieves a 32.2kHz frequency resolution required for BLE standard compliance. The loop antenna is 3.5×3.5mm², which gives an optimal trade-off between antenna gain and the required on-chip capacitance to resonate the antenna. Finally, a compact ADPLL realizes fast center frequency settling (<15ps), operates only during frequency settling and is powered off when transmitting the BLE packet to reduce overall energy consumption. The proposed BLE transmitter, including a CMOS chip and a 3.5×3.5mm³ loop antenna, consumes 606μW when transmitting a 368μs advertising packet. It is incorporated in a 4.5×1.66mm² fully self-contained wireless circuit board powered by a mm-scale coin battery that we used to demonstrate BLE advertising to typical mobile phones with >8m distance.

The overall architecture of the proposed BLE transmitter is shown in Fig. 28.3.1. An electrically-small size (0.028x) magnetic dipole antenna is chosen because it achieves better efficiency than an electric dipole when considering the Q of on-chip passives for resonating [1]. Thus, a 3.5×3.5 mm³ loop antenna was implemented on a Rogers 4003C PCB with -155dBm omni-directional gain. Figure 28.3.2 shows the HFSS model and simulation results of the antenna including bonding wires, chip pads and silicon substrate. The simulated capacitance to resonate this antenna at 2.4GHz is ~680fF, which is sufficiently large to implement a digitally controlled capacitor array on-chip with practical tuning range and provides margin for parasitic capacitance. The Q-factor of the digitally controlled capacitor array is critical to transmit efficiency, and hence the equivalent series resistance (ESR) of the resonant capacitance must be kept at a minimum. At the same time, the capacitance resolution and tuning range must meet the BLE standard. To optimize capacitor resolution and Q-factor, we use a coarse capacitor array with 1.02fF unit cap, achieving ~110MHz range to cover the BLE bandwidth. Then, a 6fF fine capacitor array with 16.8fF tuning resolution achieves 32.2kHz resolution for BLE channel selection and another 6b modulator capacitor array has 26.6kHz resolution for GFSK modulation. Each unit capacitor consists of MOM capacitors (PDK available) and NMOS switches. LTV transistors with a large W/L ratio are used to reduce unit ESR. The two top metal layers are 2.5μm wide to reduce ESR overhead and are alternately used for adjacent parallel wires to minimize parasitic coupling capacitance.

A traditional Class-B power oscillator uses a tail current source, similar to a differential LC oscillator [1]. Figure 28.3.3 (bottom, right) shows that peak transmit efficiency of 28% is reached when the tail current is tuned to the cross-over between current-limited and voltage-limited regions. However, output power is low, only 22μW. To increase output power, tail current can be increased, but this causes efficiency to drop dramatically (13% @ 45μW). Entirely removing the current source results in maximum power of 75μW, limited only by supply voltage, but the efficiency is even lower at 8.8%. To achieve higher output power and efficiency we propose a transformer-boost technique (Fig. 28.3.3, left). A transformer replaces the tail current sources on the top and bottom of the cross-coupled pair, forming two resonant tanks with tunable capacitor arrays at 4.8GHz. The resonant tanks filter out frequency components of current other than 4.8GHz, which contribute to loss. Through the transformer’s magnetic coupling, it also boosts the virtual supply (VTOP and VBOT), increasing oscillation swing by 1.3×, resulting in 90μW output power with 28% transmit efficiency. The transformer was implemented on-chip using a top metal layer achieving k=0.75 and Q=12. The measured output power is ~8.4dBm with 27% efficiency due to the degraded Q-factor of the loop antenna.

The proposed transformer utilizes open-loop GFSK modulation for energy saving. When the BLE packet is ready, the ADPLL locks the frequency of the digitally controlled power oscillator (DCPO) within 15ns. An on-the-fly lock detector monitors the DCPO control word and, upon lock, enables the ADPLL and starts the GFSK modulator of the packet with the DCPO operating in open-loop. The open-loop nature eliminates the need to implement a high-resolution TDC; instead we implemented an injection-locked TDC based on a 12-phase pseudo-differential ring oscillator to avoid DCPO period calibration. The GFSK modulator is implemented as an oversampled (8×) interpolative digital filter where the output frequency during the current bit is determined considering both preceding and following bits. The look-up table of the modulator array control word is pre-calibrated for open-loop modulation.

The proposed BLE transmitter was fabricated using 65nm CMOS. Figure 28.3.7 shows the chip micrograph with 0.49mm² active area. The chip is integrated in a 4.5×1.66mm² prototype wireless board with custom loop antenna (Fig. 28.3.4). When operating using a 5.8mm coin battery, the self-contained transmitter generates -23.4dBm EIRP, wireless measured using a horn antenna (LB-530-N). The proposed transmitter chip consumes an average power of 606μW dominated by the power oscillator with packet-level duty cycling. The only necessary off-chip component is a 16MHz crystal oscillator whose power can be as low as 30μW [8].

Figure 28.3.4 shows that measured phase noise of the power oscillator is -118.5dBc/Hz at 1MHz offset consuming 534μW. Measured relative 2nd- and 3rd- harmonic power is ~47dBc and ~52dBc, respectively (both below BLE requirement of -41.5dBc). Figure 28.3.5 shows measured results of BLE modulation. The BLE spectral mask is met and FSK error is only 2.1%. The measured transient response of the DCPO frequency shows that the frequency drift is below 10kHz during a 368μs BLE packet, which is within the BLE specification (<50kHz). Figure 28.3.6 shows a comparison with recent low-power transmitters.

References:


Figure 28.3.1: Architecture and timing of proposed millimeter-scale BLE transmitter consisting of 3.5×3.5mm² high-Q printed loop antenna and single CMOS chip.

Figure 28.3.2: Co-design of loop antenna and capacitor array for high-Q resonator and BLE compliance.

Figure 28.3.3: Proposed transformer-boost power oscillator for boosted output power with enhanced transmit efficiency.

Figure 28.3.4: EIRP measured using the prototype wireless board. Transmitter power breakdown with packet-level duty cycling. Measured phase noise and transmission harmonics of the digitally controlled power oscillator.

Figure 28.3.5: Measured performance of BLE GFSK modulation: continuous-mode spectrum, eye diagram, and transient.

Figure 28.3.6: Comparison with recent low-power transmitters.
Figure 28.3.7: Die micrograph.