### Inductance: Implications and Solutions for High-Speed Digital Circuits

### SE1 Inductance Extraction and Modeling

David Blaauw, Assoc. Prof., Electrical Engineering and Computer Science Department, Univ. of Michigan Kaushik Gala, Motorola, Inc., Austin, TX




Blaauw

With operating frequencies entering the multi-gigahertz range, inductance is becoming an increasingly important consideration in design and analysis of on-chip interconnects. An overview is given of the extraction and analysis issues related to on-chip inductance effects, starting with a brief overview of Maxwell's equations.


The quasi-static assumption and its implications for analysis of VLSI interconnects are discussed. It is then shown how interconnects can be represented using partial element equivalent circuit (PEEC) models. The complexity of current flow in VLSI circuits is then examined and the PEEC-based model required to represent it is presented. The importance is shown of constructing a comprehensive model that includes substantial portions of the power and ground grid surrounding the signal net to model the distributed current return paths. The importance is shown of modeling the power grid decoupling capacitance, power grid supply pads, signal net coupling capacitance, and local power and ground connections of the driver and receiver gates.


Methods are explained for simulating the constructed model and techniques that can be used to speed-up the simulation of large PEEC models. Simplified approaches are discussed that use so-called loop inductance models, or use RL circuit formulations and are compared with more detailed PEEC models. Results show the trade-off between the accuracy and efficiency of the different methods. The applicability of each method at different stages of the design is discussed. Experimental results are based on simulations of industrial circuits, including a global clock net structure of a large multi-gigahertz processor.


See Digest page 12




### Frequency Dependence As frequency increases: R increases due to proximity and skin effect ■ L reduces due to proximity effect L(f)1000G • L ♦ ω φ φ Signal response increasingly characterized by inductance....









### **Electromagnetic Field Equations (Maxwell)**

Relation between electric field & charges (Gauss' law) Electric field starts and ends on charges



Source free nature of magnetic field a magnetic field forms closed loops

$$\nabla \cdot B = 0$$



### Maxwell's Equations (con't)

Electromagnetic induction law (Faraday's law)

- change in magnetic field induces electric field

$$\nabla \times E = -\frac{\partial B}{\partial t}$$

- Magnetic field induced by:
   current in conductors (Amperes' law)
  - a change in electric field (Displacement current)

$$\nabla \times H = J + \frac{\partial D}{\partial t}$$





### Solving Maxwells eqns: full-wave simulation

oSolutions |


- --Frequency domain
- --Time domain

Methods

- -Finite Difference Method
- -- Finite Element Method (FEM)
- -Boundary Element Method (BEM)


- Method of moments (MOM)
- o Transmission line models

### **Common Simplifying Assumptions**



 $\nabla \times E = 0$ 

- No current and magnetic field
- Used for capacitance extraction
- DC assumption:



- Fixed current
- Electric and magnetic field are independent
- Current changes slow: magnetically induced voltage small compared with resistance drop
- Used for RC interconnect simulations

# Quasi-static Assumption



- Magnetic field change creates significant electric field
- o Assume:
- -Displacement current is small

-Electric field change does not create significant magnetic field

- o No electromagnetic wave propagation without displacement current
- Interaction between pairs of elements becomes instantaneous (no retardation)
- · Valid if:
  - -- displacement current is small compared to current density J (sufficiently low frequency)
  - characteristic size is smaller than wavelength (10GHz wavelength is 30mm)

### **Inductance Definition Using Flux**

 Traditional definition of inductance in terms of magnetic flux;






- Inductance  $M_{ij}$  is ratio of flux in loop j over current in loop I
  - $\Phi_{ij} = M_{ij}I_i$
- Flux definition not well suited for on-chip interconnects:
  - system consist of many intersecting loops (no individual loops evident)
  - wire thickness significant compared to loop area (area integral not easily defined)

## recommendation of the comment of the

- Each wire segment is assigned partial self and mutual inductance
  - split wires into segments
- a partial inductance  $M_j$  between wire segments i,j reflects voltage inducted in j due to current in i



 Analytical solution for partial inductance for parallel filaments with uniform current distribution:

$$M_{ij} = \frac{\mu}{4\pi \cdot a_i \cdot a_j} \int_{V_i V_i} \frac{1}{R} dV_i dV_j$$


### PEEC Model

- A. Ruehli [IBM Journal of R&D, 1972]
- Discretize all wires for lumped model
   Treat each discrete filament as an equivalent circuit




• Compute lumped parameters  $R_i, L_i, M_{ii}, C_i, C_{ii}$ 


# Full PEEC Based Circuit Model



### **Full PEEC Based Circuit Model**




### **Full PEEC Based Circuit Model**




### PEEC Model Approach - Issues

- Fully-dense L matrix
- Computation of all mutual inductances is expensive
- Large simulation time => needs acceleration




### Sparsification Issue

 Simply dropping small entries from the Partial Inductance Matrix, can lead to a non-positive definite



### **Sparsification Issue**

- Simply dropping small entries from the Partial Inductance Matrix, can lead to a non-positive definite
  - The incorrect sparsification results in system that generates energy.




### **Sparsification - Explicit**


- · Block diagonal sparsification [Gala DAC '00]
  - Guaranteed passive
  - Loss of accuracy

 Shift-and-truncate [Krauter ICCAD '95]

> with large separation Better accuracy, guaranteed passive



### **Sparsification - Implicit**




 Fast Multipole (FastHenry) [Kamon IEEE-MTT '94]

 Lump the effect of a bunch of distant conductors into a single mutual inductance


### **Acceleration - PRIMA**

- Passive Reduced-Order Interconnect Macromodeling Algorithm
  - □ [Odabasioglu ICCAD '97]
  - Guaranteed passivity of reduced order model




### **Acceleration - PRIMA**


- Passive Reduced-Order Interconnect Macromodeling Algorithm
- [Odabasioglu ICCAD '97]
- Guaranteed passivity of reduced order model
- 1. Define ports





### **Acceleration - PRIMA**


- Passive Reduced-Order Interconnect Macromodeling Algorithm
  - σ [Odabasioglu ICCAD '97]
  - Guaranteed passivity of reduced order model


































# Summary On-chip inductance is important Higher frequencies Longer wires Modeling of inductance is difficult Return paths complicated, frequency dependent Detailed model using PEEC Complex Run-time issues => Sparsification/Acceleration Simplified models using loop inductance Fast Accuracy issues => Use for specific topologies