A Fully-Integrated 40-Phase Flying-Capacitance-Dithered Switched-Capacitor Voltage Regulator with 6mV Output Ripple

Suyoung Bang¹, Jae-sun Seo², Inhee Lee¹, Seokhyeon Jeong¹, Nathaniel Pinckney¹, David Blaauw¹, Dennis Sylvester¹ and Leland Chang³ ¹University of Michigan, Ann Arbor, MI ²Arizona State University, Tempe, AZ

³IBM T. J. Watson Research Center, Yorktown Heights, NY

Abstract

A switched-capacitor voltage regulator (SCVR) that dithers flying capacitance (C_{FLY}) to reduce output ripple is presented. The proposed technique is implemented in a 40-phase SCVR with 4b CFLY modulation in 65nm CMOS. At 2.3V input, on-chip ripple magnitude of 6~16mV at 1V output is measured for 11~142mA load. Peak efficiency is 70.8% at a power density of 0.187W/mm².

Introduction

Integrated voltage regulation using on-chip DC-DC step-down converters can provide fast load response as well as reduced package current, which reduces IR and LdI/dt drops. Switched-capacitor voltage regulators (SCVRs) have gained popularity for on-chip regulation [1-5] as they are compatible with CMOS processes and do not require magnetic materials for inductors.

To stabilize the output voltage against fluctuating loads, prior SCVR designs employed closed-loop regulation techniques including single-boundary multi-phase control [1], multi-phase pulse frequency modulation (PFM) [2-3], or PFM combined with discretelevel capacitance modulation [4]. Even with multi-phase interleaving, SCVRs can exhibit >50mV output ripple [2], which incurs power overhead due to increased voltage margins. Partial charging using clock duty cycle [5] or switch conductance modulation [6] can reduce output ripple, but may be limited by challenges in precise timing control, variability tolerance, or intermediate voltage generation. Recently, an open-loop SC converter reported a small ripple of 3.8mV [7], but it requires external frequency modulation.

Proposed Technique

We propose dithered capacitance modulation (DCM) as a new scheme for output ripple minimization. Figs. 1 and 2 show conceptual timing diagrams of DCM and traditional PFM. The key ideas of DCM are to (1) modulate fine-grain flying capacitance (C_{FLY}) according to load current (I_L) rather than modulating phase or frequency, and (2) temporally distribute charge transfer as much as possible. In PFM, clock pulses are generated on demand with a fixed frequency clock and the full CFLY is switched each time a clock pulse is generated. For instance, 1/3 of the maximum load current requires PFM to generate a clock pulse every third cycle (Fig. 1 at T1 and T4 across 6 clock cycles). However, this full C_{FLY} switching followed by no C_{FLY} switching yields high ripple. In contrast, DCM generates a clock pulse every cycle, but the transferred charge in a cycle is modulated by changing CFLY on a cycle-by-cycle basis. To accomplish this, each SC converter phase is split into several parallel structures with binary-sized C_{FLY}. We use 4b modulation (CM[3:0]) to provide discrete CFLY values. In the above example with 1/3 of the maximum load, DCM sets CM[3:0] = 5 at time T0, corresponding to 5/16 of maximum charge transfer in that cycle (Fig. 1). Since 5/16 <1/3, the output voltage drops slightly and falls below the threshold voltage, triggering DCM to increase CM[3:0] to 6 (or 6/16 of maximum transfer) at T1, increasing the output voltage. Since the output now exceeds the threshold, DCM switches back to CM[3:0] =5 for T2 and T3, creating a repeating pattern every three cycles with an average transfer of $1/3 \times 6/16 + 2/3 \times 5/16 = 1/3$ of the maximum. A 2-phase SC converter with 4b DCM is built as shown in Fig. 3.

The proposed DCM technique is implemented in a 40-phase SCVR with 4b CFLY modulation. CFLY uses MIM and MOS capacitors with a total value of 3.7nF. C_{FLY} is divided into 40 phases, each consisting of binary-weighted SC converters ($C_{LSB} = 5.8 pF$). No explicit output capacitance is used. The number of phases and the modulation resolution present a trade-off between ripple and area overhead due to capacitor spacing requirements. The chosen configuration minimizes ripple while limiting area overhead to 10%.

The 40-phase DCM SCVR has four SC banks (Fig. 4). Each SC bank comprises five SC converters with 2-phase 4b DCM. A 760MHz master clock is divided to 190MHz and then split into twenty phases by a DLL with 263ps between phases. Each 190MHz clock drives a 2-phase SC converter, where two non-overlapping 95MHz clocks are locally generated. Three comparators (C0~C2) operate at the 760MHz master clock, generating a comparison output every ten SC phases. References $V_{th,p}$ and $V_{th,m}$ are used to adjust CM upon I_L changes, and V_{target} is used to regulate V_{out} in steady state. The steady-state example in Fig. 4 shows CM dithering between CM[3:0] = 3.6, when CMP = 1 (cycles 1-2), and CM[3:0] =3.4, when CMP = 0 (cycles 3-5). This yields an average CM value of 3.48. Finally, a shunt push-pull regulator is used to mitigate undershoot/overshoot against transient IL change.

Figs. 5-7 show the DCM controller flow chart and a stabilization example given an I_L transient. Five modulation signals CM0~CM4 are generated as a function of the base modulation level CM and the dithering value N_d (Fig. 6). Upon a large step change in I_L , if $V_{out} <$ V_{th,m}, (Fig. 7) counter CNT_M is incremented and added to CM (CM = $CM + CNT_M$). This increases C_{FLY} geometrically for each subsequent cycle as long as Vout < Vthm. After increasing CM, if Vout $> V_{th,p}$ the controller decrements the stored dithering level N_{d,reg} by one in each cycle until N_{d,reg} reaches one, at which point CM is decreased by one and $N_{d,\text{reg}}$ is reset to five. In steady-state, when V_{out} lies between $V_{th,p}$ and $V_{th,m}$, only N_d is adjusted.

Measurement Results

DCM is evaluated in a 65nm CMOS testchip that also includes a 40-phase PFM SCVR. Since package parasities act to attenuate ripple, off-chip ripple measurement is difficult and tends to underestimate ripple magnitude. Hence, an on-chip ripple measurement circuit [8] is incorporated, consisting of an asynchronously clocked comparator and two counters that record the fraction of cycles with $V_{out} < V_{RMC}$ (Fig. 8). Ripple is defined by the V_{RMC} voltage range with probability = 1% to 99%, while V_{RMC} with 50% probability is defined as the average Vout. Also, an on-chip digital-load performance monitor [9] is implemented to measure the impact of ripple on digital circuit delay (Fig. 9). Power and area overhead of DLL, controller, and comparators are 3.3mW and 1.3%, respectively.

Parameters V_{in}, V_{target}, V_{th,m}, and V_{th,p} are set to 2.3V, 1V, 0.985V, and 1.015V, respectively. Using the on-chip ripple measuring circuit DCM achieves steady-state 6mV ripple at $I_L = 11mA$, compared to 145mV for PFM at the same IL. A periodic load change between 11mA and 48mA (period ~2µs) results in 65mV undershoot and 105mV overshoot in DCM (Fig. 10). The smaller undershoot is a result of the more aggressive controller response to $V_{out} < V_{th.m.}$

Fig. 11 shows measured DCM and PFM ripple versus power density ($I_L = 11-142$ mA). DCM ripple ranges from 6–16mV and scales with load current as expected according to the open-loop ripple expression ($I_L/(F_{SC} \times 40 \times C_{FLY})$). In addition, DCM V_{out} is tightly regulated to V_{target}=1V (Fig. 12). The load performance monitor was used to measure the impact of ripple on digital circuit frequency: the PFM-driven circuit shows 16% slower performance than DCM at large I_L (Fig. 12). DCM achieves peak efficiency of 70.8% at a power density of 0.187W/mm² (Fig. 13). Fig. 14 shows the die photo and Fig. 15 compares with prior work.

References

[1] T. V. Breussegem, JSSC, July 2011. [2] R. Jain, VLSIC, Jun. 2013. [3] T. M. Andersen, ISSCC, Feb. 2014. [5] S. S. Kudva, JSSC, Aug. 2013. [7] G. V. Pique, ISSCC, Feb. 2012. [9] E. Alon, JSSC, Aug. 2008.

[4] Y. K. Ramadass, JSSC, Dec. 2010. [6] R. Jain, CICC, Sep. 2014. [8] K. Yang, ISSCC, Feb. 2014.

