A Light Tolerant Neural Recording IC for Near-Infrared-Powered Free Floating Motes

Jongyup Lim¹, Jungho Lee¹, Eunseong Moon¹, Michael Barrow¹, Gabriele Atzeni² Joseph Letner¹, Joseph Costello¹, Samuel R. Nason¹, Paras R. Patel¹, Parag G. Patil¹, Hun-Seok Kim¹, Cynthia A. Chestek¹, Jamie Phillips^{1,3}, David Blaauw¹, Dennis Sylvester¹, Taekwang Jang² ¹University of Michigan, MI, ²ETH Zürich, Switzerland, and ³University of Delaware, DE. (email: jongyup@umich.edu)

Abstract

A key challenge for near-infrared (NIR) powered neural recording ICs is to maintain robust operation in the presence of parasitic short circuit current from junction diodes when exposed to light. This is especially so when intentional currents are kept small to reduce power consumption. We present a neural recording IC that is tolerant up to $300 \ \mu\text{W/mm}^2$ light exposure (above tissue limit) and consumes 0.57 μW at 38°C, making it lowest power among standalone motes while incorporating on-chip feature extraction and individual gain control.

Introduction

Power transmission and communication are the key challenge for ultra-small (< 0.5mm) wireless neural recording motes and, among several approaches (RF, ultra-sound [1,2]), NIR using an integrated PV and LED is unique in its ability to scale linearly to very small sizes (< 100 μ m) [3,4]. Minimum size is critical to achieving dense recording arrays and minimum scarring and requires that radiated light power is maximized while chip power and currents are minimized. This leaves the circuits particularly susceptible to lightinduced parasitic currents (Fig. 2). In conventional chips, light is blocked with an encapsulant. However, a partly transparent encapsulation that exposes the PV and LED while blocking light for sensitive circuits is infeasible at sub-mm scales leaving the solution to light tolerant circuit design. To our knowledge, this work is the first attempt to address this challenge.

The proposed IC achieves robust operation past the tissue limit NIR (150 μ W/mm²) while a baseline implementation fails at 8 μ W/mm². The chip maintains sub- μ W power while incorporating advanced functionality, including on chip feature extraction and gain control. The proposed work was tested with neural signals from a Long Evans rat and demonstrated high fidelity monkey finger motion decoding.

The envisioned system architecture is described in [4] and consists of a large number of free-floating motes on top of the brain that use NIR for power delivery, uplink and downlink to a repeater unit outside the dura (Fig.1). Each mote consists of a custom GaAs chip with dual junction PV (Isc > 1.1 μ A, Voc = 1.6V at 150 μ W/mm² 850nm light, measured) and LED sandwiched on top of the CMOS chip with an attached carbon fiber penetrating the brain to obtain neural signals.

Proposed Circuit

The IC consists of a three-stage-amplifier for neural signal acquisition, signal processing that extracts a neural feature called spiking band power (SBP) [5], a pulse gap modulator (PGM) and LED driver for data uplink, and an optical receiver (ORx) for data downlink followed by clock and data recovery (Fig. 3). A pseudo resistor (RPSD) is frequently use for DC-feedback since its high, T Ω resistance [3,4] can achieve the demandingly low high-pass corner and reduces resistor noise. However, its extremely low conductance, GFB, also makes it susceptible to junction to substrate and deep n-well to p-well photo generated current (ISC P) (Fig. 4, left). This low conductance vs. $I_{SC P}$ results in a poor *light robustness ratio* ($R_{LR} = G_{FB} / I_{SC P}$) and the DC-bias level will drift at $< 1 \mu W/mm^2$ (simulation). A series-toparallel switched capacitor-based resistor [7] was proposed to address the process sensitivity of RPSD. However, while it has higher conduction, its high number of switches results in a large total junction area and high ISC P and RLR remains poor (Fig. 4, mid). Instead, this work adopts a hybrid approach combining a simple switched capacitor resistor with a 3× attenuator. It maintains a much larger GFB while having a lower Isc $_{P}$ resulting a 5.10⁴× improvement in RLR and achieves light tolerance till 350µW/mm² in simulation (Fig. 4, right).

The amplifier achieves 68 dB peak gain, [380, 1060] Hz bandwidth, > 67dB of CMRR and PSRR and, IRN of $6.2\mu V_{RMS}$ with $150\mu W/mm^2$ of incident 850nm LED light at 38°C in measurement which is nearly unchanged from that measured without light (Fig. 5, table). The graph in Fig. 5 plots measured gain across light level for a baseline R_{PSD} and proposed structure showing that while the baseline structure fails at 8μ W/mm², the proposed structure stays stable till 300μ W/mm².

Spiking band power (SBP) is a neural feature used for motor prediction and is defined as average of absolute signal amplitude in 300-1000Hz [5]. The analog SBP extraction in [4] is compact, but relies on tens of pA of on-current to charge an integration capacitor, which is susceptible to ISC_P. We instead propose an area-efficient and light tolerant digital SBP extraction unit using a flash ADC. It consists of a diode-stack-based V_{REF} generator (12nA, simulation), dynamic comparators with staggered clocks, followed by pulse generators. An asynchronous counter accumulates the total number of fired pulses which integrates the absolute amplitude over the pulse width (Fig. 6, 7). By comparing the counter to a threshold, SBP is symbol-intervalencoded (LED EN, Fig. 6). LED EN then fires the LED with a pulsegap-modulated (PGM) encoding of the mote ID (Fig. 3). Each LED packet consists of a total 17 pulses where the pulse gap (2*T_{CLK}/3*T_{CLK} for data 0/1) encodes the 10b unique chip ID (from PUF [6]) and 6b gain configuration (Fig. 10). The LED driver consumes 76nW (simulation) at 50Hz LED firing rate.

The ORx allows for data downlink and remote gain control (RGC) (Fig. 9). Two matched 2T-VRs [8] provide DC-bias to the inputs of a hysteretic comparator, AC coupled to V_{DD} and GND. Light modulation toggles the comparator which drives clock and data recovery. The 2T-VRs are size for 1.4nA (simulation) to ensure light robustness, eliminating the light sensitive R_{PSD} bias in [4].

Measurements

The proposed IC was fabricated in 180nm CMOS (Fig. 11). In a fully wireless optical setup with an NIR laser for power transfer and downlink and SPAD detector for uplink reception (Fig. 10) the IC with custom PV/LED GaAs chip wirebonded side-by-side was fully functional. The LED_EN signal was successfully decoded from the measured SPAD output using the 16b match filter, shown in Fig. 10.

In vivo measurement using a carbon fiber inserted into the brain of an anesthetized Long Evans rat and wired to the CMOS chip verified the proposed SBP extraction. Compared to SBP measurement with a high-power commercial recording/signal-processing system, the proposed chip shows good accuracy for motor function decoding (Fig. 8). All procedures complied with the University of Michigan's Institutional Animal Care and Use Committee.

Finger movement of a monkey was predicted using a 20-channelprerecorded motor cortex signal and the resulting SBP from the IC with both fixed gain and off-chip RGC (based on average LED firing rate, Fig. 12a). A Kalman filter was used for training with the first 100s and predicting the next 24s of the movement. The proposed SBP successfully predicted the movement (Fig. 12b) with only slight accuracy degradation. With RGC, accuracy improves by several percent and LED firing rate remains below 50Hz across all the channels, allowing for increased channel utilization.

Table I compares the IC to state-of-the-art standalone wireless recorders. Only optical units scale below 0.5 mm and only the proposed optical mote can fully function under 300μ W/mm² of light exposure. It also achieves the lowest power consumption of 0.57μ W at 38°C with 4.1 NEF, pseudo-resistor-less amplifier, on-chip SBP extraction in digital domain, and individual mote downlink for RGC.


Acknowledgements


We thank NIH (5R21EY029452-02) for support.

References

- [1] J. Lee, et al., NER, 2019. [2] M. Ghanbari, et al., JSSC, Nov. 2019. [2] S. Lee, et al., TBioCAS, Oct 2018. [4] L Lim, et al. JSSCC, 2020.
- [3] S. Lee, et al., TBioCAS, Oct. 2018. [4] J. Lim, et al., ISSCC, 2020.
 [5] S. R. Nason, et al., Nature BME, Jul. 2020.
- [0] S. R. Rason, *et al.*, Ratare DME, 5ai. 2020
- [6] K. Yang, et al., ISSCC, 2017. [7] N. Verma, et al., JSSC, Mar. 2010.
- [8] M. Seok, et al., JSSC, Oct. 2012.


Authorized licensed use limited to: University of Michigan Library. Downloaded on September 26,2022 at 19:12:21 UTC from IEEE Xplore. Restrictions apply.





Parasitic junction/well diode short circuit current model

Fig. 2. Cross section of the CMOS layer with parasitic diode short circuit currents



Authorized licensed use limited to: University of Michigan Library. Downloaded on September 26,2022 at 19:12:21 UTC from IEEE Xplore. Restrictions apply.

Supply [V]

Target neural signal

Gain [dB]

Bandwidth [Hz]

NEF

* Measured at 38°C

Total [µW]

Amplifier [µW]

1.55

0.57

0.36

AP

67.2

[350, 1080]*

4.10*

** Not Applicable

1.5

0.74

0.51

AP

69.0

[180, 950]*

3.76*

2021 Symposium on VLSI Circuits Digest of Technical Papers

0.9

0.5

LFP, AP

30.0

10000

4 31

0.6

40

3.2

ECoG

N/A

500

8.70

28.8

4

LFP, AP

24.0

5000

5.87

2 978-4-86348-780-2 ©2021 JSAP

Fig. 12. Finger movement decoding result (a) average LED

firing rate histogram (b) predicted movement (c) correlation

110 Time [s] 120 0.9 0.88 0.86 **W**-Dosition 0.9

0.84

-Velocity 0.6

4

(c)

Finger Position [% flexed]

Finge /eloci

[% flexed/ms]

100F

Λ

0.2

-0.2∟ 100

(b)