# A 43nW 32kHz Pulsed Injection TCXO with $\pm$ 4.2ppm Accuracy Using $\Delta\Sigma$ Modulated Load Capacitance

Sujin Park<sup>1</sup>, Ji-Hwan Seol<sup>2,3</sup>, Li Xu<sup>2</sup>, Dennis Sylvester<sup>2</sup>, David Blaauw<sup>2</sup>

<sup>1</sup>KAIST, Daejeon, Korea; <sup>2</sup>University of Michigan, Ann Arbor, MI; <sup>3</sup>Samsung Electronics, Hwasung, Korea

# Abstract

This paper presents an ultra-low power temperature-compensated crystal oscillator (TCXO) with a pulsed injection XO driver for IoT applications. Temperature compensation is achieved using a single switched load capacitance, modulated by a  $\Delta\Sigma M$ . The  $\Delta\Sigma M$  digitizes a piece-wise linear (PWL) approximation of the XO temperature dependence where a coarse 4-bit temperature sensor selects the PWL segment. The proposed 32.768kHz TCXO achieves an accuracy of  $\pm 4.2$ ppm from -20 °C to 85 °C with 3-point trimming and Allan deviation floor of 34 ppb while consuming 43nW.

### Introduction

A real time clock (RTC) is essential in battery-operated IoT sensors as they cannot afford to keep time through frequent communication with devices with accurate time references. Since an RTC is always on, its power consumption must be much lower than other components that can be duty cycled. Moreover, timing uncertainty yields longer radio on-time during synchronization, incurring high energy penalties [1] and hence, RTC accuracy must be high. To meet these needs, a number of ultra-low power (ULP) 32kHz oscillators have been proposed [1-6]. In [1-3], sub-10nW oscillators are introduced using a pulsed-injection driver that directly replenish energy of the XO load capacitors. Unfortunately, their frequency accuracy across temperature is more than 100ppm. In [4-6], temperature compensated XOs and MEMS oscillators with frequency error of less than ±5ppm were introduced, but these approaches consume more than 300nW. In this paper, we propose a pulsed injection TCXO with a single-bit load capacitance driven by a  $\Delta\Sigma$  modulation ( $\Delta\Sigma$ M) digitizing a PWL current source, achieving ±4ppm frequency accuracy and consuming only 43 nW.

# **Proposed Architecture**

The concept of the proposed TCXO exploits the fact that different XO load capacitances (C<sub>0</sub>, C<sub>1</sub>) generate different frequencies ( $f_0$ ,  $f_1$ ) (Fig. 1). Hence, we can obtain a constant output frequency over temperature if these two frequencies are appropriately weighted and summed in time, similar to the divider driven by a  $\Delta\Sigma M$  in a fractional-N PLL. That is, connecting C<sub>1</sub> and C<sub>0</sub> to the XO for the ratio of  $\mu$ : (1- $\mu$ ) results in a period of  $1/f_{avg} = \mu/f_1 + (1-\mu)/f_0$ . To ensure constant  $f_{avg}$  over temperature,  $\mu$  must follow the temperature characteristics of the XO, which is a high-order function (Fig. 1). To avoid the cost and complexity of accurately implementing this function on-chip, we instead approximate it with an n-segment PWL function. We achieve frequency error of less than  $\pm$ 5ppm across -20 to 85°C with n = 8.

The overall architecture (Fig. 2) includes a coarse temperature sensor that selects the appropriate PWL segment to match the higher order XO frequency function. PWL parameters are stored in an nentry LUT as coefficients (a,b) where *a* sets the magnitude of a current-steering DAC with unit current I<sub>a</sub> that is temperatureproportional and *b* sets the magnitude of a DAC with unit current I<sub>b</sub> which is temperature-independent. The combined current of  $a \cdot I_a + b \cdot I_b$  is then digitized by a  $\Delta \Sigma M$  such that its output, D<sub>DSM</sub>, has a bit density of  $\mu$  over temperature. The D<sub>DSM</sub> then controls the single-bit XO load capacitance (C<sub>L1</sub>), thereby compensating  $f_{TCXO}$  over temperature. To improve the range of the  $\Delta \Sigma M$ , we add an offset to  $\mu$  by removing one pulse every  $\beta$  cycles.

The advantage of the approach is that, unlike conventional TCXOs, temperature is never explicitly determined or used to index a large LUT modulating a fine-grain CDAC connected to the XO. Instead, only n PWL parameters are stored, which are directly converted by the  $\Delta\Sigma M$  to the single bit XO load capacitance modulation.

Fig. 3 shows the circuit implementation. A Pierce XO provides

startup. The T/4-delay clock slicer performs both zero-crossing detection and the T/4-delay generation for proper pulse injection at peak and the valleys of the XO oscillation. Since the XO amplitude is inversely proportional to  $\sqrt{C_m \parallel (C_p + C_L/2)}$ , it changes with the D<sub>DSM</sub> value. Hence, D<sub>DSM</sub> selects between two drivers operating at V<sub>DDH</sub> & V<sub>SSH</sub> when D<sub>DSM</sub>=0 and V<sub>DDL</sub> & V<sub>SSL</sub> when D<sub>DSM</sub>=1. To ensure a constant DC voltage which is necessary for proper slicer operation, D<sub>DSM</sub> is synchronized to the XO oscillation and transitions when V<sub>X,IN</sub> is at 0° or 180° degrees. To reduce injection timing error, pulse injection is performed only one-sided at V<sub>X,DR</sub> instead of two-sided as in [1,3]. By using a 1/64 duty-cycled clock (Fig. 5), the energy and noise from transitions are greatly reduced.

Fig. 4 shows the single-bit 1<sup>st</sup>-order  $\Delta\Sigma$ M architecture. The current,  $a \cdot I_a + b \cdot I_b$ , is accumulated on C<sub>INT</sub> during  $\phi_2$  with a period of 32/f<sub>TCXO</sub>. Auto-zeroing reduces offset and flicker noise, and a clocked dynamic comparator saves power consumption. The sign of coefficients (a,b) determines the current direction, the MSBs set the number of current sources (thermometer code), while the LSBs modulate the duty cycle of a single unit current for fine-grain control. The unit currents, I<sub>a</sub> and I<sub>b</sub>, are set by the threshold voltages and W/L ratios of M<sub>1</sub> and M<sub>2</sub> (Fig. 6). PMOS transistors are used to remove body effect and a switched-capacitor resistance generates a large resistance (~1.3G $\Omega$ ) to reduce power.

The temperature sensor that indexes the LUT is built around a 4-bit dual-slope temperature sensor and reuses I<sub>a</sub> and I<sub>b</sub> (Fig. 7). The conversion takes ~2ms ( $2^{6}/f_{TCXO}$ ) and is performed only once every 125ms ( $2^{12}/f_{TCXO}$ ), reducing power consumption. The LUT uses latches and tristate buffers instead of flip-flops which saves about 4.5× power (simulation).

The trimming process is performed as follows: (1) We measure XO frequency at 3 temperature points, which is sufficient to characterize the frequency of a tuning fork XTAL. (2) We automatically compute the PWL approximation of  $\mu$ , adding  $\pm 3^{\circ}$ C margin beyond the end of each segment to relax the accuracy requirement of the temperature sensor. (3) We determine the linear temperature transfer functions of  $\mu(I_a)$  and  $\mu(I_b)$  by measuring  $\mu$  when inputs of the  $\Delta\Sigma M$  are  $I_a$  and  $I_b$ , respectively, at 2 temperature points (can be combined with XO characterization temperatures). (4) We calculate the coefficients (a,b) for the LUT to obtain  $\mu=a \cdot \mu(I_a)+b \cdot \mu(I_b)$ .

# **Experimental Results**

The proposed TCXO was fabricated in 40nm CMOS with an area of 0.517mm<sup>2</sup> (Fig. 14 shows the chip micrograph). Fig. 8 shows the measured  $f_{XO,0}$ ,  $f_{XO,1}$ , bit density, and frequency error for one chip (ECX-34Q-S XTAL) over  $-20^{\circ}$ C to 85°C. The measured frequency error of 5 chips is less than  $\pm 4.16$ ppm with 3-point trimming (Fig. 11). The TCXO consumes 43nW and 67nW at 25°C and 85°C, respectively. Fig. 12 provides the power breakdown at 25°C. The worst-case Allan deviation floor (Fig. 9) is measured to be 34ppb when  $\mu$ =0.5 (C<sub>L1</sub> switches most frequently). Fig. 10 also shows measured frequency across  $\mu$  at 25°C. Table I provides a comparison with other low-power TCXOs. The proposed work achieves the lowest power consumption, which is ~8× lower than prior state-of-the-art TCXOs, while maintaining an accuracy within  $\pm$ 5ppm across temperature.

#### Acknowledgment

The authors would like to thank Prof. SeongHwan Cho at KAIST for his support and valuable suggestions.

# References

1] D. Yoon, JSSC, 2016	[2] L. Xu, <i>ISSCC</i> , 2020
3] K-J. Hsiao, <i>ISSCC</i> , 2014	[4] S. Zaliasl, JSSC, 2015
5] D. Ruffieux, <i>ISSCC</i> , 2014	[6] P. Park, JSSC, 2015



Table I. Performance summary and comparison

Fig. 14. 40nm die photograph