An RC Delay-Based Pressure-Sensing System With Energy-Efficient Bit-Level Oversampling Techniques for Implantable IOP Monitoring Systems

Donguk Seo, Graduate Student Member, IEEE, Minsik Cho, Graduate Student Member, IEEE, Minhyeok Jeong, Graduate Student Member, IEEE, Gicheol Shin, Member, IEEE, Inhee Lee, Senior Member, IEEE, David Blaauw, Fellow, IEEE, and Yoonmyung Lee, Senior Member, IEEE

Abstract—A pressure-sensing system with a half-Wheatstone-bridge-to-digital converter (HBDC) is proposed for implantable intraocular pressure (IOP) monitoring systems. The half-Wheatstone-bridge (H-WhB) sensor uses an RC-delay comparison instead of direct bias of the pressure transducer, allowing it to self-limit the current for efficient operation. To overcome the limited sensitivity of the H-WhB, energy-efficient bit-level oversampling (OS) is introduced. The system achieves 0.24-mmHg (1σ) resolution with an 8.58-nJ mmHg-2 FOM and 12.79-µW power consumption with a 11.52-ms conversion time. This marks a 2.8× improvement in measured system power, 56.24× improvement in energy consumption, and 2.8× improvement in resolution compared to the prior H-WhB-based pressure sensor. In addition, the HBDC overcomes the low sensitivity limitations of the H-WhB and achieves a resolution FOM comparable to that of Wheatstone-bridge (WhB) sensor-based pressure sensors.

Index Terms—Analog front-end, bit-level oversampling (OS), glaucoma, OS, pressure sensor, RC delay, resistive sensor.

I. INTRODUCTION

LOW-POWER integrated circuits (IC) have enabled the emergence of implantable biomedical systems [1], [2], [3], [4], [5], [6], resulting in accurate and real-time in vivo monitoring with ultrasmall biocompatible transducers and wireless power transmission (WPT). With the evolution of implantable sensing systems, the paradigm of medical care is shifting from the existing treatment-based medical services and medicines to preventive medical services and medicines, avoiding the development of disease all together [7].

The pressure in our bodies provides significant health information. For example, bladder pressure is used as a diagnostic and indicator of bladder diseases, including urinary incontinence [8], and cardiovascular problems can be diagnosed based on pulmonary artery pressure [9]. Moreover, intracranial pressure is measured to assess and control real-time pressure in the brain during surgery and to diagnose and manage cerebral hemorrhage and ischemic stroke [10], [11]. Thus, the ability to measure pressure within the body is a critical component of disease prevention.

Glaucoma is a prime example of a disease where pressure monitoring is critical in disease prevention. The disease can cause intraocular pressure (IOP) to rise, damaging the optic nerve and potentially causing irreversible blindness. Glaucoma can occur when the IOP is above 21 mmHg [12], [13] (millimeters of mercury, relative pressure to atmospheric pressure).

For effective management and treatment of glaucoma, frequent and accurate IOP monitoring is crucial to adequately track real-time IOP changes. Today, the most widely used method is Goldmann applanation tonometry, a contactless procedure that measures eye pressure by blowing air into the eye. The Goldmann applanation tonometer (GAT) is the gold standard for measuring IOP, but it could be affected by various factors, such as corneal hysteresis, resistance factor, curvature, hydration, central thickness, and physician’s experience level [14], [15], [16], [17].

In addition, GAT requires complex measuring equipment not appropriate for home use, making it difficult to achieve necessary frequency of measurements necessary for effective disease management. Hence, there is a growing interest in developing new technologies for continuous and direct IOP monitoring to detect disease without requiring visits to a
hospital and eliminate the impact of various factors of cornea in the IOP measurement.

Several miniature pressure sensor systems have been proposed for measuring pressure monitoring in earlier studies: a contact-lens-type form-factor device with strain-type sensors [18], [19], a MEMS-capacitive-type sensor [20], and a Wheatstone-bridge (WhB) piezo-resistive MEMS-type sensors [21], [22], [23], [24], [25]. However, they could not meet both limitations, the stringent volume constraints and <1-mmHg pressure sensing resolution for glaucoma implant systems, and many of them also had too high power consumption compared to what is expected for implanted systems, given the limited energy storage/delivery in such systems.

For instance, in a conventional WhB-based pressure-sensing system [21], a low-noise amplifier and analog-to-digital converter (ADC) are used to digitize the differential voltage signal generated by a WhB. However, this approach has a low energy efficiency due to the large excitation current with the low bridge resistance (typically 1–10 kΩ). In order to reduce the energy consumed in the bridge, duty-cycled excitation of the bridge has been suggested [22], [23]. However, those WhB-based sensing systems are still too large for implanted IOP monitoring systems, primarily because of the large volume and height of the WhB pressure sensor front-end (0.4 mm³ and 0.4 mm in [22] and [23] and 2.53 mm³ and 1.45 mm in [25]). As shown in Fig. 1, there is a height constraint on the cavity used for a glaucoma implant. Therefore, the pressure monitoring sensor system must have a thickness of 0.5 mm or less in order to fit. For such implantable systems, minimizing the volume and height of the pressure transducer and integrated circuit is therefore critical to ensure that the sensing system can be securely placed in the limited space without damaging the eye.

To address this, an IOP monitoring sensor system with a half-Wheatstone-bridge (H-WhB) sensor [26] was presented to comply with this stringent volume constraint. However, bridge-to-digital conversion was achieved through a voltage-controlled oscillator (VCO) generated frequency with direct application of a DC bias voltage to the H-WhB, which resulted in a high power consumption and a long conversion time. Such high energy consumption could be impractical for battery-operated miniature systems [27], [28].

In this article, we introduce a pressure-sensing system [30] that includes an RC delay-based half-Wheatstone-bridge-to-digital converter (HBDC) designed to meet the volume/height, energy, and precision requirements of implantable IOP monitoring systems. The key contributions of our work can be summarized as follows:

1) Resistance measurement/quantization through RC delay comparison: Instead of directly measuring the voltage generated by the sensor with ADC, we have introduced a novel resistance quantization scheme, where RC charging delay is compared—CDAC capacitance is adjusted to find the capacitance value that matches RC delays and the CDAC capacitance code can be converted to resistance value of interest. Such approach allows to overcome the lower sensitivity of H-WhB sensor (compared to the WhB sensors in previous works): proposed method converts and amplifies the resistance difference to time difference in time domain, allowing more accurate measurement.

2) Energy-efficient oversampling (OS): The proposed bit-level OS (BOS) technique enhances resolution by reducing noise through repeated RC delay evaluations yet only voting on noise-critical bit positions. By suppressing noise at the selected bit, our BOSR strategy reduces conversion time and energy consumption by up to 88% while achieving the same resolution as conventional OS approaches.

3) Applicability: To minimize system volume/height, we utilized an H-WhB pressure sensor front-end [29], resulting in a >8× smaller volume and >2.2× lower height (0.05 mm³ and 0.18 mm) compared to the WhB-based sensor counterpart used in [22], [23], and [25]. Although the H-WhB sensor contains only two passive elements, resulting in half the pressure sensitivity (10 μV/V/mmHg versus 17–30 μV/V/mmHg with WhB [22], [23], [24], [25]), the energy-efficient, high-precision resolution HBDC creates a versatile sensor platform. This platform has the potential to be applied to a variety of implantable miniature sensor system applications, expanding its applicability beyond the existing solutions.

The rest of this article is organized as follows. Section II presents the principle of the RC delay readout circuit. Section II details the proposed HBDC implementation and operation. Section IV introduces the proposed energy-efficient BOS techniques. The measurement results are shown in Section V, and Section VI concludes this article.

II. RC DELAY-BASED HALF-BRIDGE SENSING SCHEME

A. Principle of RC Delay Readout Circuit

Fig. 2(a) shows the simplified diagram of the proposed HBDC: two resistors (R₁ and R₂) in the H-WhB are connected to variable capacitor banks (C₁ and C₂) to form a differential pair of R–C charging structures. For pressure sensing, the precise ratio between R₁ and R₂ needs to be determined. Instead of measuring the resistance of R₁ and R₂ directly, the C₁ and C₂ values that equalize the RC charging delays (τ₁ = R₁C₁ and τ₂ = R₂C₂) can be determined by fixing C₁ (or C₂) to a reference capacitance value and binary searching for the C₂ (or C₁) value that equalizes τ₁ and τ₂. To compare the RC charging delays, C₁ and C₂ are first reset (T_RST), and
then, both charging paths are connected for a fixed amount of time \( T_{\text{Charge}} \) to charge \( C_1 \) and \( C_2 \). The charging currents are self-limited during this process, which makes it energy efficient. The charged voltages \( V_1 \) and \( V_2 \) can be compared to determine \( t_1 \) and \( t_2 \): if \( V_1 > V_2 \), then \( t_1 < t_2 \), and vice versa. The optimal \( T_{\text{Charge}} \) should be selected to maximize the voltage difference \( (V_{\text{Diff}} = V_1 - V_2) \) for an accurate comparison.

### B. Optimal Charging Time \( (t_{\text{max}}) \)

The theoretically optimal \( T_{\text{Charge}} \) \( (t_{\text{max}}) \) is approximately \( RC \), and this can be derived as follows. \( V_1(t) \) and \( V_2(t) \), in Fig. 2(b), are determined as

\[
V_1(t) = 1 - \exp \left( -\frac{t}{R_1 C_1} \right), \quad V_2(t) = 1 - \exp \left( -\frac{t}{R_2 C_2} \right)
\]

where \( R_1 \) and \( R_2 \) denote the resistance of the resistors in the H-WhB, and \( C_1 \) and \( C_2 \) denote the variable capacitor banks. Then, the voltage difference at \( C_1 \) and \( C_2 \) can be written as follows:

\[
V_{\text{Diff}}(t) = \left\{ 1 - \exp \left( -\frac{t}{R_2 C_2} \right) \right\} - \left\{ 1 - \exp \left( -\frac{t}{R_1 C_1} \right) \right\}
\]

By differentiating \( V_{\text{Diff}}(t) \) with respect to time \( t \) and solving for \( t \) when \( V_{\text{Diff}}(t) = 0 \) provides the \( RC \) delay time corresponding to the maximum voltage difference

\[
t_{\text{max}} = \frac{C \cdot R_2 \cdot R_1 \cdot \ln \left( \frac{R_1}{R_2} \right)}{R_2 - R_1}.
\]

The following three assumptions can be made for simplified approximation of the optimal \( T_{\text{Charge}} \)

\[
\begin{align*}
R &\gg \Delta R, \Delta R = \text{Resistance change due to pressure change} \\
R_1 &\approx R_1 + \Delta R, R_2 = R - \Delta R, R_1 > R_2 \\
C &\approx C_1 \approx C_2.
\end{align*}
\]

By approximating \( \Delta R = 0 \) and taking the limit, the logarithmic part of (5) can be simplified using L'Hôpital's rule

\[
\ln \left( \frac{R + \Delta R}{R - \Delta R} \right) = \frac{2}{R} \cdot \Delta R.
\]

The charging time of optimal \( T_{\text{Charge}} \), which is the point that finally maximizes the voltage difference, can be found by simplifying (5) using (6)

\[
\text{Optimal } T_{\text{Charge}} = t_{\text{max}} = RC.
\]

Assuming a nominal resistance \( R \) value of 3.2 kΩ and a nominal capacitance \( C \) value of 716 pF, the \( RC \) product would be

\[
t_{\text{max}} = 3.2 \text{ kΩ} \cdot 716 \text{ pF} = 2.3 \mu s.
\]

Substituting the optimal \( T_{\text{Charge}} \) of (9) into (1), \( V_1 \) and \( V_2 \) are voltages near 63.2% of VDD.

\[
V(\text{Optimal } T_{\text{Charge}}) = V(t_{\text{max}}) = VDD \cdot 63.2%.
\]

Note that the theoretical margin for \( T_{\text{Charge}} \) to limit \( V_{\text{Diff}} \) error to 5% is \(+39%/-27%\), which is large enough for robust \( RC \) charging operation against time variations.

### III. Half-Wheatstone-Bridge-to-Digital Converter (HBDC)

#### A. Overall Architectures

Fig. 3 shows a detailed circuit diagram of the proposed HBDC. Each resistive element \((R_1 \text{ and } R_2 \approx 3.2 \text{ kΩ})\) in the H-WhB is connected to a load capacitor bank \((C_1 \text{ and } C_2)\), which consists of a fixed delay cap \((C_{\text{Delay}}, 716 \text{ pF})\) and 14b-CDAC \((C_T \text{ and } C_B)\). The charged voltages of \( C_1 \) and \( C_2 \) \((V_1 \text{ and } V_2)\) are compared using an autozeroing (AZ) amplifier and clocked comparator, and the comparison result is forwarded to the digital controller for the HBDC.

In the design of our HBDC system, we considered the tradeoffs between resolution, energy consumption, and data granularity when determining the values of \( C_{\text{Delay}} \) and unit capacitor. To achieve better resolution while balancing switching loss, we chose a \( C_{\text{Delay}} \) value of 716 pF. For our target application, which is an implantable glaucoma monitoring system, we used a 6.3-fF unit-capacitor value to allow a 0.21 mmHg/LSB. However, such small unit capacitor can make it more susceptible to noise. To address this issue, we introduced a new OS method called BOS, which achieves the desired resolution while consuming less energy than conventional OS. The details of this new method will be presented in Section IV.

#### B. Half-WhB-to-Digital Converter Conversion Process

Fig. 4(a) shows the simplified description of the RC delay-based HBDC conversion process. In the initial round of RC delay evaluation, all capacitors in both CDACs \((C_T \text{ and } C_B)\) are connected for a pre-programmed time \( t_{\text{max}} \). The purpose of this initial step is to find the larger resistance between \( R_1 \) and \( R_2 \) by comparing \( t_1 \) and \( t_2 \). Then, the reference \( RC \) charging delay is set by opening all CDAC connections to the larger resistance. For example, if it is found that \( R_1 > R_2 \) in the
current, and the capacitor is charged through the H-WhB. The capacitor is discharged through RST in the previous cycle. At the start of each cycle, capacitors ($C_1$ and $C_2$) are discharge for the reset phase ($\Phi_{\text{RST}}$) and then charged for the duration of $t_{\text{max}}$ for the charging phase ($\Phi_{\text{Charge}}$). $V_1$ and $V_2$ can be compared after charging to compare $\tau_1$ and $\tau_2$ to help determine the next $\Phi_{[13]}$ configuration. For example, assuming $\Phi_{[13]} = 14'h0000$ and $V_1 > V_2$, the next $\Phi_{[13]}$ should be $14'h1000$. This SAR operation can be continued until the $C_2$ value that makes $\tau_1 = \tau_2$ is found. When $\tau_1 = \tau_2$ ($R_1 > R_2$), the value of $C_2$ is determined by the $C_{\text{Delay}}$ and CDAC code ($\Delta C$). The capacitance difference ($\Delta C$) increases linearly with the resistance difference ($\Delta R$). As a result, both $\Delta R$ and $\Delta C$ show a linear relationship to pressure.

The details of the HBDC timing diagram are shown in Fig. 4(b). At the start of each cycle, capacitors ($C_1$ and $C_2$) are reset through $\Phi_{\text{RST}}$. Then, nonoverlapping $\Phi_{\text{Charge}}$ is asserted, so that the two signals do not overlap to avoid short-circuit current, and the capacitor is charged through the H-WhB. The charged voltages of $C_1$ and $C_2$ ($V_1$ and $V_2$) are amplified with an AZ amplifier and then compared with a comparator. The comparator is a conventional two-stage clocked comparator that compares the amplified output at $\Phi_{\text{COMP}}$. Comparison output (COMP) is then sent to a digital controller for 14b CDAC control.

During the initial charging phase, all capacitors, including $C_{\text{Delay}}$, CDAC, and parasitic capacitors, are pre-charged to a voltage close to 63.2% of VDD. This voltage is intentionally kept on unselected capacitors in the CDAC by disconnecting the switches before discharging them. By doing so, leakage current through the CDAC switches can be minimized and closely matched during the following evaluation steps. Without this scheme, if unselected capacitors are discharged, the switch transistor would face drain–source voltage ($V_{\text{ds}}$) of 63.2% of VDD, incurring large leakage after the charging phase. Such a pre-charging scheme helps minimizing potential error due to leakage mismatch. The simulation results shown in Fig. 5 confirm that the switch leakage current for unselected capacitors in the CDAC can be reduced up to 331.6× times with the pre-charging scheme.

### Capacitor Bank

When designing a CDAC, a component of a typical successive approximation register (SAR) ADC, the capacity of the LSB capacitor is determined by considering the thermal noise of the capacitor. In conventional SAR-ADC structures,
increasing the ADC bit results in a smaller LSB step size, necessitating the use of a larger unit capacitance to suppress capacitance noise. In contrast, in the HBDC, $C_{\text{Delay}}$ is always connected, making the noise of the unit capacitor to become less significant. Due to the always-connected $C_{\text{Delay}}$ in the RC delay-based HBDC interface, the $kT/C$ noise on the CDAC is suppressed, enabling a small CDAC LSB capacitance of 6.3 fF. The CDAC unit capacitor is made up of an M3–M5 metal–oxide–metal (MOM)-type capacitor, and the $C_{\text{Delay}}$ capacitor is made up of a metal–insulator–metal (MIM)-type capacitor. Fig. 6 shows that for improved linearity with a reduced mismatch, a radial form common-centroid layout is applied to $C_{\text{Delay}}$ and the CDAC.

D. AZ Amplifier and Dynamic Comparator

Amplifier offset voltage ($V_{\text{OS}}$) typically does not have a significant effect on the performance of HBDC. The primary impact of $V_{\text{OS}}$ is a code shift, which can be easily corrected. However, $V_{\text{OS}}$ drift can result in nonlinearity for HBDC in precise analog circuits. To address this issue, we utilize an AZ adjustment amplifier in each cycle, with an AZ capacitance ($C_{\text{AZ}}$) of 25 pF to reduce $kT/C$ noise to below 12.6 µV. The circuit details of the AZ amplifier and dynamic comparator are shown in Fig. 7(a) and (b), respectively, while Fig. 7(c) presents the opamp and dynamic comparator circuit layout.

Fig. 7(d) shows the $V_{\text{OS}}$ drift simulation results. We obtained the average $V_{\text{OS}}$ drift values using 5000 Monte-Carlo simulation samples across temperatures ranging from $-40 \degree C$ to $120 \degree C$, both with and without AZ. With AZ, the $V_{\text{OS}}$ drift of the AZ amplifier demonstrates stable operation against temperature variations up to 216 nV, resulting in a code drift of up to 0.04 code. However, without AZ, the $V_{\text{OS}}$ drift can reach up to 1.22 mV, leading to a significant code drift of up to 232 codes (within the HBDC operating temperature range of $15 \degree C$–$45 \degree C$). Due to the AZ, we are able to cancel out the $V_{\text{OS}}$ drift and effectively mitigate its impact on the proposed HBDC.

E. Constant Parasitic Capacitance Switch (CPCS)

For the switch implementation in the CDAC, it is important to minimize the impact of parasitic capacitance. When conventional transmission gates (TG), which typically consist of an NMOS and a PMOS, are used for CDAC switches, the parasitic capacitances seen by the charging node can vary depending on the ON/OFF state of the switch, as shown in Fig. 8(a). The discrepancy in the number of parasitic channel capacitors ($C_{\text{CH}}$) and overlap capacitors ($C_{\text{OV}}$) seen by the charging node (node A in Fig. 8) can create nonlinearity on CDAC capacitance, which will ultimately result in pressure measurement accuracy degradation.

To minimize state-dependent parasitic capacitance variation, a constant parasitic capacitance switch (CPCS) scheme is adopted, as shown in Fig. 8(b). This scheme guarantees that the number of parasitic $C_{\text{CH}}$ and $C_{\text{OV}}$ between nodes A and B is always constant, regardless of the on/off status by using an identically sized dummy switch. Fig. 8(c) shows the simulation results confirming that the $RC$ delay drift errors vary depending on the switch operation state between the CPCS and TG. The results are based on 5000 Monte-Carlo simulations at each point. A reference $RC$ charging delay is set with the case, where all switches are in the OFF state in the CDAC under an ideal condition without device variation (non-Monte-Carlo case). To compare the $RC$ charging delay as the number of turn-on switches increases, we calculate the $RC$ charging delay using the time it takes to reach 63.2% of VDD. The $RC$ delay error represents the extent to which the
RC charge delay deviates from the reference RC charge delay, depending on the switch operation state. In other words, the larger the RC delay error, the more significant the deviation from the reference due to the parasitics of the switch.

When utilizing TG as CDAC switches, the RC delay escalates as the number of turned-on switches increases, as shown in Fig. 8(c), where the maximum RC delay drift error reaches 738.98 ppm. Conversely, when implementing CPCS for the CDAC switch, the variation in RC charging delay remains negligible, with a maximum variation of 29.74 ppm. Despite some errors, the disparity in RC delay drift error is up to 24.8 times higher with TG than the CPCS.

Due to the consistent parasitic capacitance, the switches can be sized up to lower the resistance. Due to the CPCS, high system linearity with an $R^2$ value of 0.99998 was obtained as a measurement result.

### IV. ENERGY-EFFICIENT BOS

OS is a widely used technique for sensor interface circuits or ADCs, in which the measurement results are read multiple times and accumulated for improved accuracy/resolution. The proposed RC-delay-based HBDC can also benefit from OS, potentially improving IOP monitoring accuracy for better glaucoma diagnosis. However, OS increases the sensor system’s energy consumption and measurement time. Therefore, the level of resolution that can be achieved with OS is limited by the available energy and conversion time of the system.

Given this, an energy-efficient BOS technique is presented in this section that reduces the RC delay sampling noise and comparator noise in a more energy-efficient manner as compared to the conventional OS approach.

#### A. Conventional OS

Fig. 9(a) shows a conventional OS method widely used to suppress noise in sensor interfaces [22], [23]. With SAR-type sensor interfaces, OS is usually done by repeatedly performing successive approximations for all bits. The conventional OS method is a straightforward noise-removal technique that effectively improves the sensor resolution. This approach repeats the entire conversion process as many times as the OS ratio (OSR) and accumulates the output codes. With the OSR $N$, sensor resolution is improved by accumulating $N$ measurement results at the cost of $N$ times higher energy consumption. When the process is repeated to get better resolution, conventional OS can require a large amount of energy consumption for a sensing system, which can potentially be a significant burden in a battery-operated miniature system.

#### B. Bit-Level OS (BOS)

Applying a conventional OS scheme in an energy-limited sensing system (e.g., battery-based implanted system) can potentially limit the amount of improvement that can be obtained due to the limited energy budget. If conventional OS is applied to the proposed HBDC, the entire SAR process needs to be repeated. However, it is clear that the probability of the output bit being flipped is very low at most significant bits (MSBs). Therefore, a BOS scheme is proposed to suppress the noise in the pressure sensor by repetitively evaluating bits with a high probability of error. Since the small form factor
of the implantable miniature sensor system is limited with regard to the amount of energy it can consume, a balance must be found between energy consumption and resolution. The proposed BOS technique efficiently improves resolution by only repeating the bits that need to be oversampled, which is determined based on measurement data, rather than repeating the entire data conversion process. As a result, the same resolution can be achieved with much less energy consumption and a shorter conversion time.

Fig. 9(b) conceptually shows how the BOS is different from conventional OS: BOS is capable of setting the OSR differently for each bit, i.e., each bit can have a different bit-level OSR (BOSR). Since the number of iterations can be set per bit, efficient noise shaping is achieved by consuming more energy on noise-critical bits than on noise-insensitive bits to save energy by reducing the number of iterations. When the BOSR is larger than 1, majority voting is performed by the control logic to decide whether the current bit is 0 or 1.

Fig. 10 shows an example of a waveform illustrating the details of the BOS operation. The RC delay comparison, i.e., bit evaluation, is repeated four times for \( \Phi[7] \) versus eight times for \( \Phi[6] \) and \( \Phi[5] \). BOS logic accumulates the results of every RC-charging comparison to determine the bit value. When conducting the bit conversion process of \( \Phi[11] \), the result of the RC delay comparison is temporarily saved using \( V_{\text{bit}} \) and \( V_{\text{bit}} \) registers. If, for example, the RC delay comparison result is 1 (\( R_1 C_1 < R_2 C_2 \)), as shown in Fig. 10, BOS logic is to count up \( V_{\text{bit}} \) and vice versa (count up \( V_{\text{bit}} \) for \( R_1 C_1 > R_2 C_2 \)). After repeating the RC delay comparison as many times as the BOSR, we can obtain the RC delay comparison result (\( \text{COMP}_{\text{vote}} \)) of the \( \Phi[11] \) with the result of obtaining majority voting between \( V_{\text{bit}} \) and \( V_{\text{bit}} \). The \( \text{COMP}_{\text{vote}} \) signal determines the CDAC switch operation during the next clock cycle. The errors caused by noise are effectively suppressed through the majority voting process.

C. BOS Strategy

Since the BOSR can be adjusted for each bit, it is necessary to determine which bit needs to be oversampled more and which should be oversampled less.

The “probability of the first bit flip” in Fig. 11(a)–(e) refers to the probability of having the first bit error due to noise at a specific bit position during successive approximation operation of the CDAC from \( \Phi[11] \) to \( \Phi[0] \). For example, if the original data value is 14’h10011000100010 and the result is 14’h10011000100100, it means that the first bit flip occurs at \( \Phi[2] \).

Upon examining the measurement results in Fig. 11(a) for the CDAC’s first bit flip probability, it was observed that errors did not occur in the bit range of \( \Phi[11] \)–\( \Phi[8] \), implying that these bits are not noise-critical. Consequently, bit evaluation for this range is carried out only once in the proposed BOSR strategy because of the low probability of bit flip. However, for bits lower than \( \Phi[7] \), the likelihood of first bit flip bit errors becomes nonnegligible, a BOSR higher than 1 is utilized.

Fig. 11(a)–(e) shows the probability of CDAC first bit flip as the BOSR is increased from 1 (without OS) to BOSR = 32. We used these results to develop our BOSR strategy by increasing the BOSR in areas with a higher probability of bit flips. However, indiscriminately increasing the BOSR in regions with bit flips could lead to excessive energy consumption. Hence, we established a BOSR strategy that takes into account the tradeoff between energy-efficiency and resolution, incrementing the BOSR value accordingly.

Fig. 11(a) depicts the probability distribution of the first bit flips, which are concentrated in the bit range of \( \Phi[7] \)–\( \Phi[0] \) at pressure levels of 700, 750, 800, and 850 mm Hg. Based on this observation, the BOSR strategy in BOSR = 4 increased the BOSR values for the bit range of \( \Phi[7] \)–\( \Phi[0] \), as presented in Fig. 11(g). Moreover, the BOSR32 column of Fig. 11(g) assigned the highest BOSR value to \( \Phi[3] \) due to the high probability of CDAC first bit flip at \( \Phi[3] \) in BOSR = 16, as shown in Fig. 11(d).

Fig. 11(f) shows the distribution of the pressure code measured with the proposed HBDC, where 25k samples were obtained with five different BOSR strategies, as shown in Fig. 11(g). The Y-axis of this figure represents the magnitude of error between the ideal value and measured value (code), and the color of each data point represents in which bit position the first bit flip occurred. For instance, if the original value is 14’h10011000100010 and the result is 14’h10011000100100, the CDAC first bit flip occurs at \( \Phi[2] \), with an error amount of 2.

By using the newly proposed BOS, the noise of selected bits can be effectively suppressed. The BOSR strategy also reduces conversion time and energy consumption by up to 88% while
Fig. 11. Measured distribution of probability for CDAC first bit flip with a BOS rate of (a) BOSR = 1 (without BOS), (b) BOSR = 4, (c) BOSR = 8, (d) BOSR = 16, (e) BOSR = 32, and (f) pressure data error distribution of 25k sample measurement data with a BOS strategy for a BOSR of 1–32. (g) Details of the BOSR numbers of the proposed BOS ratio strategy.

Fig. 12. (a) HBDC and pressure sensor die micrograph and system specification. (b) Measurement setup with pressure control system.

achieving the same resolution compared to conventional OS approaches.

V. MEASUREMENT RESULTS

A test chip for the proposed HBDC was fabricated in 180-nm CMOS process. The pressure sensor used for the evaluation was a piezo-resistive H-WhB (NovaSensor P330). Fig. 12(a) shows the micrograph and specification of the HBDC and H-WhB. To minimize the difference in parasitic components between the HBDC and H-WhB, the wires of the same length are used, and the H-WhB sensor was stacked on the HBDC. Furthermore, the use of an H-WhB allowed us to keep the volume small, and the height of the H-WhB and HBDC stack is 0.48 mm, which does not exceed the 0.5 mm limit even with stacking. The pressure measurement environment is shown in Fig. 12(b). The HBDC was measured in a precision pressure controller (GE PACE5000) and a stainless steel pressure chamber to eliminate electromagnetic interference.

A. RC Charging Margin Time for \( t_{\text{max}} \)

The impact of RC charging time \( (T_{\text{charge}}) \) variation on the resolution of the system is evaluated by sweeping \( T_{\text{charge}} \) from 68% to 145% of a pre-programmed time \( t_{\text{max}} \). The reference \( RC \) charging period \( t_{\text{max}} \) is determined as the \( RC \) charging time to reach 63.2% of VDD, which is externally measured through the test buffer, i.e., set as time constant of the \( RC \) network. For the tested chip, the absolute value of \( t_{\text{max}} \) is 3 \( \mu \)s at 760 mmHg, as shown in Fig. 13(a). The measurement results indicate that the HBDC resolution remains consistent across a wide range of \( T_{\text{charge}} \) values. Furthermore, we observe no significant decrease in resolution from 73% to 139% of \( t_{\text{max}} \), and negligible differences are detected for 90%–120% of \( t_{\text{max}} \), thereby ensuring robust operation with \( T_{\text{charge}} \) fluctuations.
B. Linearity

The measurement results in Fig. 13(b) demonstrate that the proposed HBDC exhibits a high degree of linearity, with an $R^2$ value of 0.99998 for the pressure range of 500–1000 mmHg. The pressure was measured at 1-mmHg intervals from 500 to 1000 mmHg, and an average of 200 samples per point were taken. The results shown in Fig. 13(b) were obtained without calibration process—due to the high linearity of the pressure transducer, common-centroid layout matching, and CPCS, high system linearity could be achieved.

C. Resolution and FoM

Fig. 14(a) shows the measurement result of the HBDC resolution using a BOS strategy with a BOSR of 1–32 in order to confirm the improvement in resolution as the BOSR increases in the pressure range of 700–850 mmHg. As glaucoma can occur when the IOP is 21 mmHg or higher in a normal state, measurement was performed in a sufficient pressure range of 700–850 mmHg, considering the external environment and physical movement of a human body. The results showed that a BOSR of 4 achieved 0.24-mmHg resolution with 11.52-ms conversion time, which is equivalent to the time it would take for 2.4 full evaluations using the conventional OS methods. Due to BOS, the conversion time (and hence the energy consumption) required to achieve the same target resolution is reduced by 40% with a BOSR of 4 (compared with conventional OS of 4) and by 88% with a BOSR of 256 (compared with conventional OS of 256), as shown in Fig. 14(b). Overall, the proposed energy-efficient BOS enables a reduction in energy consumption and conversion time while using the low sensitivity of the H-WhB. As a result, the HBDC has a resolution FoM of 20.79 nJ-mmHg$^2$.

D. System Inaccuracy

The measurement result in Fig. 15(a) shows that the inaccuracy of the HBDC for 15 chips is $\pm 1.04$ mmHg ($3\sigma$) after two-point calibration in a pressure range of 500–1000 mmHg. The two-point calibration was performed at 600 and 900 mmHg.

E. Supply Voltage Sensitivity

The supply sensitivity of HBDC is characterized in the range of 1.6–1.9 V and 500–1000 mmHg for three chips, as shown in Fig. 15(b). The measurement results show that a code shift value of 0.02 mmHg/mV in the range of 1.6–1.9 V can be easily corrected after the first-order compensation. The maximum supply sensitivity error is $-0.78/0.88$ mmHg.
Fig. 15. Measurement results of system sensitivity to process/supply voltage/temperature variations. (a) Pressure measurement error for 15 chips with two-point calibration, (b) pressure measurement error with supply voltage variation, and (c) pressure measurement error with temperature variation with the first-order compensation.

### TABLE I

**Performance Summary and Comparison With Prior Arts**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Technology (nm)</strong></td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>180</td>
<td>90</td>
<td>180</td>
</tr>
<tr>
<td><strong>Sensor Read Voltage (V)</strong></td>
<td>1.8</td>
<td>1.35</td>
<td>3.6</td>
<td>3.6</td>
<td>1</td>
<td>1.94</td>
</tr>
<tr>
<td><strong>Power (µW)</strong></td>
<td>12.79</td>
<td>35.6</td>
<td>8.52</td>
<td>2.65</td>
<td>52</td>
<td>100</td>
</tr>
<tr>
<td><strong>Sensor Type</strong></td>
<td>Half-WhB</td>
<td>Half-WhB</td>
<td>WhB</td>
<td>WhB</td>
<td>WhB</td>
<td>WhB</td>
</tr>
<tr>
<td><strong>Gliacoma Implantable</strong></td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td><strong>Pressure Sensor Size (mmHg)</strong></td>
<td>0.9×0.33×0.18 (0.9×0.01mm³)</td>
<td>0.7×0.3×0.05 (0.4×0.01mm³)</td>
<td>1×1×0.4 (0.4mm³)</td>
<td>1×1×0.4 (0.4mm³)</td>
<td>2×2.5×1.5 (6.66×0.01mm³)</td>
<td>NR</td>
</tr>
<tr>
<td><strong>Pressure Sensor Sensitivity (µV/µmHg)</strong></td>
<td>10</td>
<td>11</td>
<td>20</td>
<td>20</td>
<td>17</td>
<td>30</td>
</tr>
<tr>
<td><strong>Conversion Time (ms)</strong></td>
<td>4.80</td>
<td>11.52</td>
<td>233</td>
<td>10</td>
<td>4</td>
<td>0.096</td>
</tr>
<tr>
<td><strong>Energy/Conversion (nJ/Conv)</strong></td>
<td>61.4</td>
<td>147.4</td>
<td>8290</td>
<td>85.2</td>
<td>10.6</td>
<td>5</td>
</tr>
<tr>
<td><strong>Resolution (mHg, 10)</strong></td>
<td>0.44</td>
<td>0.24</td>
<td>0.67</td>
<td>0.3</td>
<td>1.1</td>
<td>1.1</td>
</tr>
<tr>
<td><strong>Resolution FOM (nH/mmHg)</strong></td>
<td>11.97</td>
<td>8.58</td>
<td>3721.38</td>
<td>7.67</td>
<td>12.83</td>
<td>649.80</td>
</tr>
<tr>
<td><strong>Oversampling</strong></td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td><strong>Overlapping</strong></td>
<td>(BOSR=4)</td>
<td>(1)</td>
<td>(24)</td>
<td>(OSR = 8)</td>
<td>(OSR = 4)</td>
<td>(1)</td>
</tr>
<tr>
<td><strong>Effective Oversampling Ratio</strong></td>
<td>1</td>
<td>2.4</td>
<td>NR</td>
<td>8</td>
<td>4</td>
<td>NR</td>
</tr>
<tr>
<td><strong>Inaccuracy (mmHg)</strong></td>
<td>±1.8f</td>
<td>±0.81</td>
<td>±0.7f</td>
<td>NR</td>
<td>NR</td>
<td>NR</td>
</tr>
<tr>
<td><strong>Supply Voltage Sensitivity (mmHg)</strong></td>
<td>-0.78±0.88</td>
<td>NR</td>
<td>NR</td>
<td>-0.4±0.3</td>
<td>NR</td>
<td>NR</td>
</tr>
<tr>
<td><strong>Temperature Sensitivity (mmHg, Temperature Range)</strong></td>
<td>-0.3±0.13 (0-45°C)</td>
<td>NR</td>
<td>-0.5±0.6</td>
<td>(0-85°C)</td>
<td>NR</td>
<td>NR</td>
</tr>
<tr>
<td><strong>Pressure Range (mmHg)</strong></td>
<td>500-1000</td>
<td>0-120</td>
<td>90-900</td>
<td>100-900</td>
<td>0-1500</td>
<td>400-1200</td>
</tr>
</tbody>
</table>

*Average of 700–850 mmHg Resolution
1Gage pressure Range
2mmHg/LSB
3Manufacturer provided operating temp.
4Include Ultrasonic data upload
5Total # of bit evaluation / # of output bit
6Resolution FOM= Energy/Conv (Resolution)
7NR—Not reported
83σ value

---

**F. Temperature Sensitivity**

The HBDC was characterized in a temperature-controlled chamber (Vötsch VT4004) from 15 °C to 45 °C, which is the operating temperature range provided by the manufacturer for the H-WhB. As shown in Fig. 15(c), the measured HBDC temperature performance at a pressure of 760 mmHg exhibits stable operation over 15 °C–45 °C with a maximum temperature-induced error of −0.3/0.13 mmHg after individual first-order compensation for the innate temperature dependence of the H-WhB.

**G. Power Breakdown**

As depicted in Fig. 16, the total conversion power consumption of the HBDC is 12.79 µW at a conversion time of 11.52 ms. The H-WhB resistance conduction loss and CDelay switching loss are the major contributors to power consumption, accounting for 77.27% of the total power consumption. For accurate comparison of RC delays, the AZ amplifier consumes 17.36% of the power. Among the remaining components, the digital controller consumes 5.21% of the power, the CDAC switching loss consumes 0.16%, and the comparator consumes the rest.

**H. Comparison to Pervious Work**

Table I summarizes the measured performance of the proposed HBDC and compares it with recent prior-art pressure sensors. This work achieved significantly better performance compared to the prior H-WhB-based pressure sensor [26]; the system power consumption has been reduced by 2.8×, the energy consumption has been reduced by 56.24×, and the resolution has been improved by 2.8×. Fig. 17 compares the performance of this work to other pressure sensors [22], [23], [24], [25], [26], including capacitive pressure sensors. This work has overcome the low sensitivity of an...
H-WhB with small volume, resulting in an FoM comparable to the state-of-the-art sensors based on WhBs. It also achieved the finest resolution among H-WhB-based sensors.

VI. CONCLUSION

An RC delay-based HBDC with energy-efficient BOS and high-precision resolution has been proposed for use in an implantable IOP monitoring system with 1.8-V low-sensor-read voltage for low-power operation. The proposed HBDC achieved significantly better performance than the prior H-WhB-based pressure sensor, overcoming the limitations associated with this type of sensor to achieve an FoM comparable to those of WhB-based pressure sensors. To overcome the inferior sensitivity of the H-WhB, the use of an RC delay-based readout circuit and an energy-efficient BOS scheme was adopted, which significantly improves resolution compared to prior H-WhB-based pressure sensors and is comparable to the state-of-the-art WhB pressure sensors. Together, these proposed techniques create an ultralow power sensor platform, opening up new opportunities for future implantable miniature sensor system applications.

ACKNOWLEDGMENT

The EDA tool was supported by the IC Design Education Center (IDEC), South Korea.

REFERENCES


Donguk Seo (Graduate Student Member, IEEE) received the B.S. degree in electronic engineering from Kyunghee University, Yongin, South Korea, in 2020. He is currently pursuing the M.S./Ph.D. degree in electrical and computer engineering with Sungkyunkwan University, Suwon, South Korea. He was a Visiting Scholar at the University of Michigan, Ann Arbor, MI, USA, from 2022 to 2023. His research interests include the design of energy-efficient integrated circuits for low-power analog-front-end systems, ultralow-power sensor interfaces, and low-power variation tolerance nonvolatile memory read/write design for millimeter-scale wireless sensor systems.

Minshik Cho (Graduate Student Member, IEEE) received the B.S. degree in electronic and electrical engineering from Sungkyunkwan University, Suwon, South Korea, in 2020, where he is currently pursuing the M.S./Ph.D. degree in electrical and computer engineering. His research interests include medical sensor system and wireless power transfer system.

Minhyeok Jeong (Graduate Student Member, IEEE) received the B.S. degree in electronic and electrical engineering from the Sungkyunkwan University, Suwon, South Korea, in 2020, where he is currently pursuing the M.S./Ph.D. degree in electrical and computer engineering. His research interest includes variation tolerant circuits.

Gicheol Shin (Member, IEEE) received the B.S. degree in electronic and electrical engineering and the Ph.D. degree in electronic, electrical, and computer engineering from Sungkyunkwan University, Suwon, South Korea, in 2017 and 2023, respectively. In 2023, he joined Samsung Electronics, Suwon, South Korea, and currently working at Flash Memory Design Team, Memory Division. His research interests are energy-efficient integrated circuits design for low-power high-performance integrated systems, which includes the design of standard cells, memory (SRAM and NAND Flash), and process in memory circuits (PIM).

Inhee Lee (Senior Member, IEEE) received the B.S. and M.S. degrees in electrical and electronic engineering from Yonsei University, Seoul, South Korea, in 2006 and 2008, respectively, and the Ph.D. degree in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2014.

From 2015 to 2019, he was an Assistant Research Scientist at the University of Michigan. Since 2019, he has been leading PITT Circuit Laboratory at the University of Pittsburgh, Pittsburgh, PA, USA, as an Assistant Professor, developing energy-efficient analog, mixed-signal, digital circuits, and miniature systems.

Dr. Lee has been serving as a Technical Program Committee Member for IEEE Asian Solid-State Circuits Conference (A-SSCC) since 2020.

David Blaauw (Fellow, IEEE) received the B.S. degree in physics and computer science from Duke University, Durham, NC, USA, in 1986, and the Ph.D. degree in computer science from the University of Illinois Urbana-Champaign, Champaign, IL, USA, in 1991.

Until August 2001, he worked for Motorola, Inc., Austin, TX, USA, where he was the Manager of the High Performance Design Technology Group. Since August 2001, he has been with the Faculty of the University of Michigan, Ann Arbor, MI, USA, where he is the Kensall D. Wise Collegiate Professor of ECECS. He has published over 600 articles, has received numerous best paper awards, and holds 65 patents. He has researched ultralow-power wireless sensors using subthreshold operation and low-power analog circuit techniques for millimeter systems. This research was awarded the MIT Technology Review’s “one of the year’s most significant innovations.” He is the Director of the Michigan Integrated Circuits Laboratory. His research group introduced the so-called near-threshold computing, which has become a common concept in semiconductor design. Most recently, he has pursued research in cognitive computing using analog, in-memory neural-networks for edge-devices, and genomics for precision health.

Dr. Blaauw was a General Chair of the IEEE International Symposium on Low Power and a member of the IEEE International Solid-State Circuits Conference (ISSCC) analog program subcommittee. He was a recipient of the 2016 SIA-SRC Faculty Award for lifetime research contributions to the U.S. semiconductor industry and Motorola Innovation Award at Motorola, Inc.

Yoonmyung Lee (Senior Member, IEEE) received the B.S. degree in electronic and electrical engineering from the Pohang University of Science and Technology (POSTECH), Pohang, South Korea, in 2004, and the M.S. and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2008 and 2012, respectively.

From 2012 to 2015, he was with the University of Michigan as a Research Faculty. In 2015, he joined Sungkyunkwan University, Suwon, South Korea, where he is now an Associate Professor.

Dr. Lee was a recipient of Samsung Scholarship in 2005 and Intel Ph.D. Fellowship in 2011. He has also been serving as a Technical Program Committee Member for Asian Solid-State Circuits Conference (A-SSCC) since 2017 and Custom Integrated Circuits Conference (CICC) since 2020. He has also been serving as an Associate Editor for the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS since 2019. He is a Distinguished Lecturer of the IEEE SSCS Society for the term 2022–2023.