Research Interest:
VLSI circuit design, Low power design, High performance architecture design, DFM, Statistical Timing Analysis.
Current Research:
I’m currently involved in developing a statistical timing tool that incorporates CD variation (both intra- and inter-die) due to manufacturing steps such as etch and lithography.